

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



**(43) International Publication Date
17 October 2002 (17.10.2002)**

PCT

(10) International Publication Number
WO 02/082453 A1

(51) International Patent Classification⁷: G11C 11/34

(21) International Application Number: PCT/US02/10706

(22) International Filing Date: 5 April 2002 (05.04.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/281,893 5 April 2001 (05.04.2001) US

(71) Applicant (for all designated States except US): T-RAM, INC. [US/US]; 2121 Zanker Road, San Jose, CA 95131 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): NEMATI, Farid [IR/US]; Apartment 304, 2275 Sharon Road, Menlo Park, CA 94025 (US). CHO, Hyun-Jin [KR/US]; Apartment 208, 1093 Tanland Drive, Palo Alto, CA 94303 (US). IGEHY, Robert, Homan [US/US]; Apartment 6, 525 Gabilan Street, Los Altos, CA 94022 (US).

(74) Agent: CRAWFORD, Robert, J.; Crawford PLLC, Suite 390, 1270 Northland Drive, St. Paul, MN 55120 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BR, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:


— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH,

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH

[Continued on next page]

(54) Title: DYNAMIC DATA RESTORE IN THYRISTOR-BASED MEMORY DEVICE



WO 02/082453 A1

(57) Abstract: A dynamically-operating restoration circuit (106) is used to apply a voltage or current restore pulse signal to thyristor-based memory cells (108) and therein restore data in the cell using the internal positive feedback loop of the thyristor (110). In one example implementation, the internal positive feedback loop in the thyristor (110) is used to restore the conducting state of a device after the thyristor current drops below the holding current. A pulse and/or periodic waveform are defined and applied to ensure that the thyristor is not released from its conducting state. The time average of the periodic restore current in the thyristor may be lower than the holding current threshold. While not necessarily limited to memory cells that are thyristor-based, various embodiments of the invention have been found to be the particularly useful for high-speed, low-power memory cells in which a thin capacitively-coupled thyristor is used to provide a bi-stable storage element.



CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV*

MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— *of inventorship (Rule 4.17(iv)) for US only*

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DYNAMIC DATA RESTORE IN THYRISTOR-BASED MEMORY DEVICE**Related Applications**

This is a continuation of U.S. Provisional Patent Application Serial No. 5 60/281,893, filed on April 5, 2001, to which priority is claimed under 35 U.S.C. §120 for common subject matter. This application relates to U.S. Patent Applications, Serial No. 09/814,980, filed on March 22, 2001 (.002PA) and entitled "STABILITY IN THYRISTOR-BASED MEMORY DEVICE," and Serial No. 09/815,213, filed on March 22, 2001 (.005A) and entitled "THYRISTOR-BASED DEVICE INCLUDING 10 TRENCH ISOLATION." These patent documents are incorporated herein as background references useful in connection with construction and application of embodiments of the present invention.

Field of the Invention

15 The present invention is directed to semiconductor devices and, more specifically, to semiconductor memory devices. The present invention has been found to be particularly advantageous for memory devices including thyristor-based memory cells.

Background

20 Recent technological advances in the semiconductor industry have permitted dramatic increases in integrated circuit density and complexity, and equally dramatic decreases in power consumption and package sizes. Presently, single-die

microprocessors are being manufactured with many millions of transistors, operating at speeds of hundreds of millions of instructions per second and being packaged in relatively small, air-cooled semiconductor device packages. The improvements in such devices have led to a dramatic increase in their use in a variety of applications. As the 5 use of these devices has become more prevalent, the demand for reliable and affordable semiconductor devices has also increased. Accordingly, the need to manufacture such devices in an efficient and reliable manner has become increasingly important.

An important part in the design, construction, and manufacture of semiconductor devices concerns semiconductor memory and other circuitry used to 10 store information. Conventional random access memory devices include a variety of circuits, such as SRAM and DRAM circuits. The construction and formation of such memory circuitry typically involves forming at least one storage element and circuitry designed to access the stored information. DRAM is very common due to its high density (e.g., high density has benefits including low price), with DRAM cell size being 15 typically between $6 F^2$ and $8 F^2$, where F is the minimum feature size. However, with typical DRAM access times of approximately 50nSec, DRAM is relatively slow compared to typical microprocessor speeds and requires refresh. SRAM is another common semiconductor memory that is much faster than DRAM and, in some instances, is of an order of magnitude faster than DRAM. Also, unlike DRAM, SRAM 20 does not require refresh. SRAM cells are typically constructed using 4 transistors and 2 resistors, or 6 transistors, which result in much lower density, with typical cell size being between about $60 F^2$ and $150 F^2$.

Various SRAM cell designs based on a NDR (Negative Differential Resistance) construction have been introduced, ranging from a simple bipolar transistor to complicated quantum-effect devices. These cell designs usually consist of at least two active elements, including an NDR device. In view of size considerations, the

5 construction of the NDR device is important to the overall performance of this type of SRAM cell. One advantage of the NDR-based cell is the potential of having a cell area smaller than four-transistor and six-transistor SRAM cells because of the smaller number of active devices and interconnections.

Conventional NDR-based SRAM cells, however, have many problems that have

10 prohibited their use in commercial SRAM products. These problems include, among others: high standby power consumption due to the large current needed in one or both of the stable states of the cell; excessively high or excessively low voltage levels needed for cell operation; stable states that are too sensitive to manufacturing variations and provide poor noise-margins; limitations in access speed due to slow switching from

15 one state to the other; limitations in operability due to temperature, noise, voltage and/or light stability; and manufacturability and yield issues due to complicated fabrication processing.

A thin capacitively-coupled thyristor-type NDR device can be effective in providing a bi-stable element for such memory cells and in overcoming many

20 previously unresolved problems for thyristor-based memory applications. This type of NDR device has a control port that is capacitively coupled to a relatively-thin thyristor body. The thyristor body is sufficiently thin to permit modulation of the potential of

the thyristor body in response to selected signals capacitively coupled via the control port. Such capacitively-coupled signals are used to enhance switching of the thyristor-based device between current-blocking and current-conducting states.

An important consideration in the design of thyristor-based memory cells, 5 including the above thyristor-based type, concerns maintenance of the thyristor's conducting state. When the thyristor is in the forward conducting state, a DC current larger than the holding current of the thyristor flows through the thyristor in order to maintain the conducting state. For the specific case of the above thyristor-based type memory cell, optimal operation of the device is challenged by various issues. For 10 example, when a MOSFET access transistor is used to control the current flow through a thyristor, variations in the threshold voltage of access transistors from cell to cell in a large array and the exponential current-voltage dependence for access transistors in the sub-threshold regime can result in an unduly large standby current for the array and/or loss of the conducting state for some of the thyristors in the array. In addition, unduly 15 large standby resistors often can be used in each memory cell. This resistor can add to the bit-cost of the memory by adding some extra steps to the fabrication process and potentially increasing the memory cell size. Furthermore, the resistance variation of the standby resistor used from cell to cell can result in a large standby current for the array and/or loss of the conducting state for some of the thyristors in the array. Other related 20 challenges include variations in bit-line voltage during read and write operations into one cell and a resultant large standby current and/or loss of the conducting state for the other cells sharing the same bit line.

Summary

The present invention is directed to overcoming the above-mentioned challenges and others related to the types of devices discussed in the above-indicated related applications and in other memory cells. For more specific examples of these 5 devices to which the present invention is applicable, reference may be made to each of the above-mentioned patent documents and to the publication cited therein and in the priority patent document, each of which is incorporated by reference in its entirety.

Generally, the present invention is directed to dynamic data restoration in a memory device having an array of memory cells and with each memory cell having an 10 internal positive feedback loop. A restore current or voltage pulse is applied to each memory cell for a short interval. The pulses can be applied periodically with each applied pulse defined to restore a forward conducting state of an element in the memory cell in response to the internal positive feedback loop.

According to one aspect, the present invention is directed to a method for 15 dynamically restoring data in a thyristor-based memory device, such as a memory cell array, having a plurality of thyristor-based memory cells. In each memory cell, a thyristor with an internal positive feedback loop is used to provide the storage element. The method includes applying a current or voltage restore pulse for a short interval to each memory cell and therein restoring data in the cell using the internal positive 20 feedback loop of the thyristor.

According to an example embodiment of the present invention, a restoration circuit is used to apply a voltage or current pulse or waveform to the thyristor of a

thyristor-based memory cell and therein restore data in the cell using the internal positive feedback loop of the thyristor. In one implementation, the internal positive feedback loop in the thyristor is used to restore the conducting state of a device after the thyristor current drops below the holding current. The pulse waveform and frequency 5 are defined to ensure that the transistor is not released from its conducting state. This restoration is typically applied after the thyristor device is fully in the forward conducting state and in a manner that prevents the thyristor device from transitioning completely out of the forward conducting state.

The above summary of the present invention is not intended to describe each 10 illustrated embodiment or every implementation of the present invention. The figures and detailed description that follow more particularly exemplify these embodiments.

Brief Description of the Drawings

The invention may be more completely understood in consideration of the 15 detailed description of various embodiments of the invention in connection with the accompanying drawings, in which:

FIG. 1 shows a semiconductor device including an array of thyristor-based memory cells, according to an example embodiment of the present invention;

FIG. 2 shows the I-V characteristics of a thyristor and two parameters of the 20 thyristor used in connection with an example embodiment of the present invention;

FIG. 3A shows an example arbitrary periodic current waveform for restoring the conducting state of a thyristor, according to the present invention;

FIG. 3B shows an example standby current waveform adapted to maintain the conducting state of a thyristor, also according to the present invention;

FIG. 4 is a block diagram of a control circuit for a thyristor-based memory cell, according to another example embodiment of the present invention; and

5 FIGs. 5 and 6 are timing diagrams, each timing diagram respectively showing operations of a thyristor-based memory device using a dynamic standby current scheme, according to two respective example embodiments of the present invention.

While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be 10 described in detail. It should be understood, however, that the intention is not necessarily to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

15

Detailed Description

The present invention is believed to be applicable to different types of memory devices, and has been found to be particularly useful for such devices using high-speed, low-power, thyristor-based memory cells. While the present invention is not necessarily limited to such devices, various aspects of the invention may be appreciated 20 through a discussion of various examples using this context.

According to an example embodiment of the present invention, a dynamic standby current is used to restore the forward conducting state of a thyristor device.

This restoration is after the thyristor device is fully in the forward conducting state and before the thyristor device transitions into the current blocking state. In this context, it has been discovered that the forward conducting state of a thyristor device can be restored (*i.e.*, maintained or reinstated) using the internal positive feedback loop in the 5 thyristor. The junctions of the thyristor in the forward conducting state are saturated with minority carriers, and it takes a relatively long time for all the minority carriers to recombine, once the thyristor current is cut off. In one example implementation, the internal positive feedback loop in the thyristor (for example, by two back-to-back connected PNP and NPN bipolar transistors, as in Figures 3a and 3b in U.S. Patent No. 10 6,229,161), is used to restore the conducting state of the thyristor after its current is cut off. The current waveform is periodically pulsed for the thyristor and the forward conducting state of the thyristor is maintained in the steady state.

FIG. 1 shows an array of thyristor-based memory cells, such as those discussed above, along with an array-access controller 102, according to a specific example 15 embodiment of the present invention. The array-access controller 102 includes a decoder 104 for decoding bit lines and word lines used to address and access the memory cells. As will be discussed further below, the array-access controller 102 also includes a restoration circuit 106 that is used to help maintain or reinstate a forward conducting state.

20 Each cell, a representative one of which is depicted as 108, includes a PNPN-type NDR device, shown as thyristor 110, and a storage-node access circuit that is exemplified by a MOS-type pass (or access) transistor 112. The transistor 112 includes

a gate 114 that forms part of a first word line (WL1) 116, and is used to provide electrical coupling between a bit line (BL) 118 and a data storage node 124 for the cell 108. Thus, the lower one of the drain and source regions of the transistor 112 is connected to BL 118. At the top of the device 110 is a node 120 that is commonly 5 shared by each cell for connecting the top terminal of the device to a supply or reference voltage, Vref. Fabrication of each cell and its components can be implemented using any of various alternative approaches; for example, the device 110 in each cell can be made: over a portion of the access transistor; over the source or drain that is not connected to the bit line; adjacent to the access transistor; in a silicon-10 on-insulator (SOI) application; in more traditional silicon substrate (non- SOI) application; and in other forms such as those described in the above-referenced patent documents.

In each cell of the array, the device 110 has a middle region that is adjacent to a charge plate, depicted as gate 122. The gate 122 forms part of a second word line 15 (WL2) 117 and is used to enhance switching between the cell's two stable states: the OFF state, where the device 110 is in a current-blocking mode; and the ON state, where the device 110 is in a current-passing mode. These two states are used to control the storage node 124, shown interconnecting the lower terminal of the device 110 with the upper source/drain region of the transistor 112. The voltage of the storage node 124 is 20 at its high value for the ON state.

Generally, as described in the above-mentioned U.S. Patent, typical operation of the cell 108 involves using the array-access controller 102 to provide appropriate

control over the bit line and word lines connecting to the cell 108. For example, in standby mode, the word lines and the bit line are inactive or at their low voltage levels (which can be different for each line). For a write “Zero” operation, BL 118 is raised to its high level and WL1 116 becomes active. This charges the level at the storage node

5 124 to a high voltage level and moves the device 110 out of the strong forward biased region. A pulse is then applied to WL2 117. Capacitive coupling from WL2 117 to the adjacent body region of the thyristor device 110, *e.g.*, where the adjacent body region is the middle P-doped region of the PNPN thyristor, results in an outflow of the minority charges from the middle P-doped region of the PNPN on the falling edge of the WL2

10 pulse and blocks the current pass. The device 110 is sufficiently thin so that the gate 122 has tight control on the potential of the body region, and can modulate this potential by the capacitive coupling. The device 110 is switched to the blocking state after this operation.

For a write “One” operation, the voltage level of BL 118 is held low. After

15 WL1 116 is raised to its high level, a pulse is applied to WL2 117. The rising edge of this pulse raises the potential of the P region by capacitive coupling and makes the NP and lower PN junctions forward biased which, in-turn, starts the well-known regenerative process in the PNPN thyristor construction and the device 110 transitions to its forward conducting state. After completing such an operation, control over the bit

20 and word lines typically changes to effect the standby mode in which a current path through the transistor 112 is blocked.

As mentioned above, the array-access controller 102 also includes a restoration circuit 106 that is used to help maintain or reinstate the forward conducting state for a thyristor-based RAM cell, such as with the above example of FIG. 1, after current passing through the thyristor device is removed. The restoration circuit 106 and the 5 array-access controller 102 provide the bit-line and word-line control to each cell of the array as necessary for adequate standby current to restore the regenerative positive feedback effect in the thyristor.

In the example case of the specific cell array of FIG. 1, this control can be readily implemented in a variety of different ways. For example, in one such 10 implementation, the pass (or access) transistor 112 of FIG. 1 is periodically turned on for a short time interval to allow current into the bit line, which is kept at its standby low level. The access transistor can then be completely shut off until the next period. If the thyristor is holding a “Zero”, *i.e.*, if the thyristor is in the forward blocking state, the periodic turn-on of the access transistor does not flow any current. If the thyristor is 15 holding a “One”, *i.e.*, if the thyristor is in the forward conducting state, the periodic turn-on of the access transistor results in a rather large voltage drop ($\sim 0.6V$) across one of the base-emitters of the thyristor, which restarts the regenerative positive feedback effect in the thyristor and flows current into the bit line for a short time interval that restores the “One” state. As mentioned above, the time average of this current over a 20 period can even be smaller than the I_H of the thyristor to maintain the conducting state. Using this approach, data stored in the thyristor-based RAM cell (either “One” or

“Zero”) is maintained in the steady state while the average standby current of the cell can be smaller than the holding current of the thyristor.

The periodic turn-on of the access transistor can be controlled either by periodically pulsing WL1 or by periodically pulsing BL. By dynamically controlling 5 the standby current, the sensitivity of the standby current of the cell to threshold voltage variations of the access transistor, variations in I_{hold} of the thyristor and bit-line disturbances during the read and write operations for the adjacent cells is reduced or completely eliminated because the access transistor can be completely shut off when the cell is in the idle mode (meaning that there is no read, write, or dynamic standby current for the 10 cell and WL1 is not active).

Various implementations of the dynamic standby current control in a thyristor-based memory can be used to address challenges to memory applications, such as DRAM applications, including those discussed above. For example, the contents of the thyristor-based memory are not necessarily required to be sensed to restore the 15 conducting state of the cell after a restore operation, and the charge restoration is very fast. In addition, multiple cells per each bit line can be restored at the same time and the standby current control pulses in a thyristor-based memory can be effected within the array cycle time. In case of DRAM, the dynamic refresh operation does involve a sense circuit. Also, in such implementations, typically only one cell per bit line is 20 sensed in the memory circuit at a given time.

In connection with the present invention, it has also been discovered that the forward conducting state of a thyristor device can be restored using a current waveform

that has an average amplitude over a given time that may or may not be larger than the current otherwise needed to “hold” the thyristor in the forward conducting state; also known as the “holding current” for the thyristor (“ I_H ”). FIG. 2 shows the I-V characteristics of a thyristor and two parameters of the thyristor, which are forward 5 break-over voltage (V_{FB}) and holding current (I_H), for use in connection with another example embodiment of the present invention.

FIG. 3A shows an example periodic current waveform for the thyristor whose time average is either smaller, equal, or larger than I_H ; thus, various alternative implementations of the present invention generate and apply such a periodic waveform 10 for the thyristor with the waveform having a time average that is either smaller, equal, and larger than I_H . In this context, the relationship between the time average and the holding current (threshold) is as follows:

$$\frac{1}{T} \oint_T I_T(t) dt \leq I_H$$

The example current waveform shown in FIG. 3A is selected to maintain the 15 conducting state of the thyristor.

FIG. 3B shows a standby current waveform that is generated and applied to maintain the conducting state of a thyristor, according to another example embodiment of the present invention. In this example, a periodic current waveform is generated and applied to flow $100\mu\text{A}$ for 1ns through the thyristor; the waveform has a period of 20 $100\mu\text{s}$ or less is capable of maintaining the conducting state of the thyristor.

In another example embodiment, the frequency and the amplitude of the standby current pulses in a thyristorbased memory are adaptively controlled to track the variations of some device properties. For example, variations in the holding current of the thyristors or the leakage current of the access transistors can be tracked with 5 temperature. These variations can be tracked, for example, from wafer to wafer, die to die, and even separately for different blocks of memory on the same die.

FIG. 4 shows a block diagram of a circuit adapted to adjust the frequency and/or amplitude of a thyristor based memory cell and to track one or more specific variations in the holding current threshold of a representative (e.g., "dummy" or spare) cell 402 in 10 the memory device (which contains the array of memory cells), according to another example embodiment of the present invention. In a more specific implementation of FIG. 4, the specific variation is temperature, and the representative cell 402 is located in close proximity to the cells that it represents.

For such implementations, if the representative cell 402 were to fail in 15 maintaining its thyristor in its conducting state after the current is removed, the voltage of its storage node (SN) would gradually drop to a level below the level generated by the voltage reference circuit 404 (which also feeds Vref at the top terminal of the thyristor). For example, if this level were to gradually drop from about 0.8V to about 0V, this drop would result in the output of the comparator 408 going high and, via 20 feedback per a level-shifting circuit 406, in a "One" being written back to the representative cell 402. In turn, this action would raise SN and again lower the output of the comparator 408.

The pulse generated at the output of the comparator 408 is integrated at integrator 412 to create a quasi-DC voltage that is used to control the frequency of the periodic standby current pulses. In this illustrated example, the integrator 412 outputs a control signal used to control a modulation circuit 414, such as a voltage-controlled 5 oscillator (VCO), which provides the frequency of the periodic standby current pulses. These periodic standby current pulses are fed back to access (or pass) transistor within the representative cell 402 via logical "OR" gate 416. Alternatively, the modulation circuit 414 is an amplitude modulator or a pulse-width modulator that controls the amplitude and/or width of the current pulses for the restoration associated with the 10 representative cell 402.

By using a circuit, such as the circuit shown in FIG. 4, as part of or in addition to an array-access controller, such as the array-access controller 102 shown in FIG. 1, a restore pulse and/or a waveform including the restore pulse is readily defined to provide the above-discussed standby current.

15 FIG. 5 shows the operation of a thyristor-based memory device using a dynamic standby current scheme, according to another example embodiment of the present invention. The timing of the standby current cycles is effected, for example, by pulsing a number of cells per each bit line and/or word line for a short time at the end of every read or write cycle. Two of these post-memory-access pulses are respectively depicted 20 as 502 and 504 in FIG. 5.

More specifically, FIG. 5 shows example waveforms for WL1, WL2, BL, and the thyristor current (I_T) for a typical cell during different Read, Write, Idle and

Standby operations. Each cycle is divided into two sub-cycles, an access (read/write) sub-cycle and a restore sub-cycle. During the restore sub-cycle, BL is always at its standby level and WL1 periodically receives a pulse to restore the thyristor's state; for example, WL1 is periodically pulsed about every 100 seconds. In this example, the 5 cell is Idle when it is not being accessed. During the Idle operation, another cell sharing the same bit line can be accessed for a Read or Write operation during that sub-cycle (thus, the undefined-time regions 506 and 508 along BL in FIG. 5).

Consistent with another example embodiment of the present invention, FIG. 6 shows a manner in which to effect the timing of the standby current. As with FIG. 5, 10 example waveforms are represented by WL1, WL2, BL, and the thyristor current (I_T) for a typical cell during different Read, Write, Idle and Standby operations. In this instance, a full cycle is dedicated for provision of the standby current pulse 602 during which a read or write operation on the standby bit lines is not performed. During the standby cycles, BL is always at its standby level and WL1 is pulsed. In one example 15 implementation, this standby current pulse 602 is applied about every 100 seconds to restore the thyristor's state. In FIG. 6, the cell is "Idle" when the cell is not being accessed; during the Idle operation, another cell sharing the same bit line can be accessed for a Read, Write, or Standby-pulse operation during that cycle.

According to yet another example embodiment of the present invention, the 20 above-described approach of using the internal positive feedback loop of a memory cell for data restoration is applied to memory cells other than thyristor-based memory cells. For example, a memory cell that has an internal positive feedback loop can be restored

by periodically applying a dynamic standby current or voltage pulse to the memory cell in a manner not inconsistent with the above-described implementations.

In another implementation, an access cycle to a thyristor-based memory is partitioned to a read/write and restore cycle. In another implementation, a complete 5 memory cycle is partitioned to effect dynamic standby current flow. In another implementation, the period and/or amplitude of the dynamic standby current is pulsed to track variations of the holding current. In still another implementation, the throughput of dynamic standby current restoration of a thyristor-based memory cell array is improved in a manner that includes simultaneously flowing standby current 10 pulses for more than one cell per bit line.

While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made to these example embodiments. For instance, enhancing the standby current as described above in connection with one or more of these example 15 embodiments can be supplemented using another standby current approach, with line control, timing and levels adjusted as may be necessary for proper operation. Further, the skilled artisan will recognize that the "blocked" circuits and generated signals (and/or waveforms) of FIGs. 1 and 4 can be implemented per the levels and timing of a specified application and using a variety of available circuits and/or circuit components, 20 including discrete, semi-programmable and fully-programmable digital and/or analog technologies. These changes do not necessarily depart from the characterization, spirit and/or scope of the present invention, which is set forth in the following claims.

What is claimed is:

- 1 1. An electronic circuit arrangement, comprising:
 - 2 a plurality of memory cells, each memory cell having a thyristor with an
 - 3 internal positive feedback loop; and
 - 4 a restoration circuit adapted to apply a restore pulse to each memory cell and
 - 5 therein restore data in the cell using the internal positive feedback loop of the thyristor.

- 1 2. The electronic circuit arrangement of claim 1, wherein each memory cell has a
2 binary state prior to restoration and wherein the restoration circuit is not dependent on
3 said binary state.

- 1 3. The electronic circuit arrangement of claim 1, wherein the thyristor has a
2 holding current threshold and wherein application of the restore pulse results in current
3 in the thyristor having a time average that is smaller than the holding current threshold
4 of the thyristor.

- 1 4. The electronic circuit arrangement of claim 1, wherein the thyristor has a
2 holding current threshold and wherein application of the restore pulse results in a
3 thyristor current having a time average that is at least as large as the holding current
4 threshold of the thyristor.

1 5. The electronic circuit arrangement of claim 1, wherein the restore pulse is
2 controlled to track variations in a specific characteristic of the memory cells.

1 6. The electronic circuit arrangement of claim 5, wherein the specific
2 characteristic of the memory cells is temperature.

1 7. The electronic circuit arrangement of claim 1, further including means for
2 controlling and maintaining the restore pulse for a sufficient duration.

1 8. The electronic circuit arrangement of claim 1, further including means for
2 controlling and maintaining the restore pulse above a threshold.

1 9. The electronic circuit arrangement of claim 1, wherein the restoration pulse is
2 applied during a memory-access cycle.

1 10. The electronic circuit arrangement of claim 1, wherein the thyristor has a
2 holding current threshold and wherein the restoration circuit is further adapted to apply
3 the restore pulse during a limited time period in which the thyristor can be restored into
4 the forward conducting state after current passing through the thyristor is removed from
5 the device, the current passing through the thyristor being at least equal to the holding
6 current threshold.

1 11. A method for dynamically restoring data in a thyristor-based memory device
2 having a plurality of memory cells, each memory cell having a thyristor with an
3 internal positive feedback loop, the method comprising:

4 periodically applying a restore pulse for a short interval to each memory cell
5 and therein restoring data in the cell using the internal positive feedback loop of the
6 thyristor.

1 12. The method of claim 11, and not including use of an external sense circuit to
2 determine the content of the memory cell prior to restoration.

1 13. The method of claim 11, wherein the thyristor has a holding current threshold
2 and wherein application of the restore pulse results in current in the thyristor having a
3 time average that is smaller than the holding current threshold of the thyristor.

1 14. The method of claim 11, wherein the thyristor has a holding current threshold
2 and wherein application of the restore pulse results in current in the thyristor having a
3 time average that is at least as large as the holding current threshold of the thyristor.

1 15. The method of claim 11, further including controlling the restore pulse to track
2 variations in a specific characteristic of the memory cells.

1 16. The method of claim 11, further including controlling the restore pulse to track
2 temperature variations of the memory cells.

1 17. The method of claim 11, wherein the step of periodically applying includes
2 providing the restore pulse as part of a periodic waveform, and further including
3 controlling the periodic waveform to track variations in a specific characteristic of the
4 memory cells.

1 18. The method of claim 17, wherein the specific characteristic is temperature.

1 19. The method of claim 11, wherein the step of periodically applying includes:
2 monitoring at least one characteristic of a representative memory cell; providing the
3 restore pulse as part of a periodic waveform; and, in response to said step of
4 monitoring, controlling the periodic waveform to adjust a characteristic of the periodic
5 waveform.

1 20. The method of claim 11, further including providing a cycle dedicated for
2 applying the restore pulse.

1 21. The method of claim 11, wherein the plurality of memory cells are arranged in
2 an array defined by bit-line and word-line axes, and where the step of periodically

3 applying includes pulsing selected memory cells by pulsing along one of the axes at the
4 end of at least one type of access cycle.

1 22. The method of claim 21, wherein said at least one type of access cycle is only
2 one of: a memory read cycle; and a memory write cycle.

1 23. The method of claim 11, further including presenting the restoration pulse as
2 part of a memory read/write cycle.

1 24. A method for maintaining a forward conducting state of a thyristor-based
2 memory device, the method comprising:
3 during a limited time period in which the thyristor can be restored into the
4 forward conducting state after a holding current passing through the thyristor is
5 removed, applying a pulse to the thyristor, the pulse being adapted to maintain the
6 forward conducting state of the thyristor.

1 25. The method of claim 24, wherein the pulse is presented periodically, each pulse
2 lasting less than the limited time period.

1 26. A method for dynamically restoring data in a memory device having a plurality
2 of memory cell arrays and each memory cell having an internal positive feedback loop,
3 the method comprising: periodically applying a restore pulse for a short interval to

4 each memory cell, the periodically-applied pulse being adapted to restore a forward
5 conducting state of an element in the memory cell in response to the internal positive
6 feedback loop.

1 27. The method of claim 26, wherein the element in the memory cell is a thyristor.

1 28. The method of claim 26, not including use of an external sense circuit to
2 determine the content of the memory cell prior to restoration.

1 29. An electronic circuit arrangement, comprising:
2 a plurality of memory cells, each memory cell having a thyristor with an
3 internal positive feedback loop; and
4 thyristor-state restoration means for periodically applying a restore pulse for a
5 short interval to each memory cell and therein restoring data in the cell using the
6 internal positive feedback loop of the thyristor.

1 30. An electronic circuit arrangement, comprising:
2 an array of memory cells, each memory cell having an access circuit and a
3 thyristor with a capacitively-coupled gate and an internal positive feedback loop, the
4 access circuit being electrically coupled to the thyristor and being controlled to provide
5 a current path for the thyristor;

6 an array-control circuit electrically coupled to each access circuit and adapted
7 both to control data access for each memory cell and to enable and disable the current
8 path provided by each access circuit; and
9 a restoration circuit adapted to apply a restore pulse, after the current path is
10 disabled, to the access circuit of each memory cell, application of the restore pulse
11 resulting in current flowing through the current path and the thyristor for the memory
12 cell and in using the internal positive feedback loop of the thyristor to restore data in
13 the cell.

FIG. 1




FIG. 4




FIG. 2




FIG. 3A





FIG. 3B






FIG. 5




FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/10706

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G11C 11/34
US CL : 365/180; 257/107, 133

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 365/180; 257/107, 133

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	U.S. 4,829,357 A (Kasahara) 09 May 1989 (09.05.1989), see entire document	1-30
A	US 4,864,168 A (Kasahara et al.) 05 September 1989 (05.09.1989), see entire document	1-30

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"E" earlier application or patent published on or after the international filing date

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"O" document referring to an oral disclosure, use, exhibition or other means

"&"

document member of the same patent family

"P" document published prior to the international filing date but later than the priority date claimed

Date of the actual completion of the international search

01 July 2002 (01.07.2002)

Date of mailing of the international search report

22 JUL 2002

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Faxsimile No. (703)305-3230

Authorized Officer

Tu-Tu Ho

Telephone No. (703) 305-0086